

| Opcode            | Size            | Operand                 | CCR     | Effective Address s=source, d=destination, e=either, i=displacement |                |      |       |       |        |           |       |       |        |           | Operation | Description    |   |  |
|-------------------|-----------------|-------------------------|---------|---|----------------|------|-------|-------|--------|-----------|-------|-------|--------|-----------|-----------|----------------|---|--|
|                   | BWL             | s,d                     | XNZVC   | Dn  | An             | (An) | (An)+ | -(An) | (i.An) | (i.An,Rn) | abs.W | abs.L | (i.PC) | (i.PC,Rn) | #n        |                |   |  |
| ABCD              | B               | Dy,Dx<br>-(Ay),-(Ax)    | *U*U*   | e   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              | $Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$<br>$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$ | Add BCD source and eXtend bit to destination, BCD result                                 |
| ADD <sup>4</sup>  | BWL             | s,Dn<br>Dn,d            | *****   | e   | s              | s    | s     | s     | s      | s         | s     | s     | s      | s         | s         | s <sup>4</sup> | $s + Dn \rightarrow Dn$<br>$Dn + d \rightarrow d$   | Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)              |
| ADDA <sup>4</sup> | WL              | s,An                    | -----   | s   | e              | s    | s     | s     | s      | s         | s     | s     | s      | s         | s         | s              | $s + An \rightarrow An$   | Add address (.W sign-extended to .L)   |
| ADDI <sup>4</sup> | BWL             | #n,d                    | *****   | d   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | s              | $\#n + d \rightarrow d$   | Add immediate to destination   |
| ADDQ <sup>4</sup> | BWL             | #n,d                    | *****   | d   | d              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | s              | $\#n + d \rightarrow d$   | Add quick immediate (#n range: 1 to 8)   |
| ADDX              | BWL             | Dy,Dx<br>-(Ay),-(Ax)    | *****   | e   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              | $Dy + Dx + X \rightarrow Dx$<br>$-(Ay) + -(Ax) + X \rightarrow -(Ax)$                               | Add source and eXtend bit to destination   |
| AND <sup>4</sup>  | BWL             | s,Dn<br>Dn,d            | -**00   | e   | -              | s    | s     | s     | s      | s         | s     | s     | s      | s         | s         | s <sup>4</sup> | $s \text{ AND } Dn \rightarrow Dn$<br>$Dn \text{ AND } d \rightarrow d$                             | Logical AND source to destination (ANDI is used when source is #n)                       |
| ANDI <sup>4</sup> | BWL             | #n,d                    | -**00   | d   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | s              | $\#n \text{ AND } d \rightarrow d$  | Logical AND immediate to destination   |
| ANDI <sup>4</sup> | B               | #n,CCR                  | ====    | -   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | s              | $\#n \text{ AND } \text{CCR} \rightarrow \text{CCR}$  | Logical AND immediate to CCR   |
| ANDI <sup>4</sup> | W               | #n,SR                   | ====    | -   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | s              | $\#n \text{ AND } \text{SR} \rightarrow \text{SR}$  | Logical AND immediate to SR (Privileged)   |
| ASL               | BWL             | Dx,Dy                   | *****   | e   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              |   | Arithmetic shift Dy by Dx bits left/right  |
| ASR               | BWL             | #n,Dy                   | *****   | d   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | s              |   | Arithmetic shift Dy #n bits L/R (#n: 1 to 8)   |
|                   | W               | d                       | *****   | -   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | -              |   | Arithmetic shift ds 1 bit left/right (.W only)   |
| Bcc               | BW <sup>3</sup> | address <sup>2</sup>    | -----   | -   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              | if cc true then<br>address → PC   | Branch conditionally (cc table on back) (8 or 16-bit ± offset to address)                |
| BCHG              | B L             | Dn,d<br>#n,d            | ---*--- | e   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | -              | NOT(bit number of d) → Z<br>NOT(bit n of d) → bit n of d  | Set Z with state of specified bit in d then invert the bit in d                          |
| BCLR              | B L             | Dn,d<br>#n,d            | ---*--- | e   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | -              | NOT(bit number of d) → Z<br>0 → bit number of d   | Set Z with state of specified bit in d then clear the bit in d                           |
| BRA               | BW <sup>3</sup> | address <sup>2</sup>    | -----   | -   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              | address → PC  | Branch always (8 or 16-bit ± offset to addr)   |
| BSET              | B L             | Dn,d<br>#n,d            | ---*--- | e   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | -              | NOT( bit n of d ) → Z<br>1 → bit n of d   | Set Z with state of specified bit in d then set the bit in d                             |
| BSR               | BW <sup>3</sup> | address <sup>2</sup>    | -----   | -   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              | PC → -(SP); address → PC  | Branch to subroutine (8 or 16-bit ± offset)  |
| BTST              | B L             | Dn,d<br>#n,d            | ---*--- | e   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | -              | NOT( bit Dn of d ) → Z<br>NOT(bit #n of d ) → Z   | Set Z with state of specified bit in d<br>Leave the bit in d unchanged                   |
| CHK               | W               | s,Dn                    | -*UUU   | e   | -              | s    | s     | s     | s      | s         | s     | s     | s      | s         | s         | s              | if Dn<0 or Dn>s then TRAP   | Compare Dn with 0 and upper bound [s]  |
| CLR               | BWL             | d                       | -0100   | d   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | -              | 0 → d   | Clear destination to zero  |
| CMP <sup>4</sup>  | BWL             | s,Dn                    | -****   | e   | s <sup>4</sup> | s    | s     | s     | s      | s         | s     | s     | s      | s         | s         | s <sup>4</sup> | set CCR with Dn - s   | Compare Dn to source   |
| CMPA <sup>4</sup> | WL              | s,An                    | -****   | s   | e              | s    | s     | s     | s      | s         | s     | s     | s      | s         | s         | s              | set CCR with An - s   | Compare An to source   |
| CMPI <sup>4</sup> | BWL             | #n,d                    | -****   | d   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | s              | set CCR with d - #n   | Compare destination to #n  |
| CMPM <sup>4</sup> | BWL             | (Ay)+,(Ax)+             | -****   | -   | -              | -    | e     | -     | -      | -         | -     | -     | -      | -         | -         | -              | set CCR with (Ax) - (Ay)  | Compare (Ax) to (Ay); Increment Ax and Ay  |
| DBcc              | W               | Dn,address <sup>2</sup> | -----   | -   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              | if cc false then { Dn-1 → Dn<br>if Dn <> -1 then addr → PC }  | Test condition, decrement and branch (16-bit ± offset to address)                        |
| DIVS              | W               | s,Dn                    | -***0   | e   | -              | s    | s     | s     | s      | s         | s     | s     | s      | s         | s         | s              | ±32bit Dn / ±16bit s → ±Dn  | Dn = [ 16-bit remainder, 16-bit quotient ]   |
| DIVU              | W               | s,Dn                    | -***0   | e   | -              | s    | s     | s     | s      | s         | s     | s     | s      | s         | s         | s              | 32bit Dn / 16bit s → Dn   | Dn = [ 16-bit remainder, 16-bit quotient ]   |
| EOR <sup>4</sup>  | BWL             | Dn,d                    | -**00   | e   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | s <sup>4</sup> | Dn XOR d → d  | Logical exclusive OR Dn to destination   |
| EORI <sup>4</sup> | BWL             | #n,d                    | -**00   | d   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | s              | #n XOR d → d  | Logical exclusive OR #n to destination   |
| EORI <sup>4</sup> | B               | #n,CCR                  | ====    | -   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | s              | #n XOR CCR → CCR  | Logical exclusive OR #n to CCR   |
| EORI <sup>4</sup> | W               | #n,SR                   | ====    | -   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | s              | #n XOR SR → SR  | Logical exclusive OR #n to SR (Privileged)   |
| EXG               | L               | Rx,Ry                   | -----   | e   | e              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              | register ↔ register   | Exchange registers (32-bit only)   |
| EXT               | WL              | Dn                      | -**00   | d   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              | Dn.B → Dn.W   Dn.W → Dn.L   | Sign extend (change .B to .W or .W to .L)  |
| ILLEGAL           |                 |                         | -----   | -   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              | PC → -(SSP); SR → -(SSP)  | Generate Illegal Instruction exception   |
| JMP               |                 | d                       | -----   | -   | -              | d    | -     | -     | d      | d         | d     | d     | d      | d         | d         | -              | ↑d → PC   | Jump to effective address of destination   |
| JSR               |                 | d                       | -----   | -   | -              | d    | -     | -     | d      | d         | d     | d     | d      | d         | d         | -              | PC → -(SP); ↑d → PC   | push PC, jump to subroutine at address d   |
| LEA               | L               | s,An                    | -----   | -   | e              | s    | -     | -     | s      | s         | s     | s     | s      | s         | s         | -              | ↑s → An   | Load effective address of s to An  |
| LINK              |                 | An,#n                   | -----   | -   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              | An → -(SP); SP → An;<br>SP + #n → SP  | Create local workspace on stack (negative n to allocate space)                           |
| LSL               | BWL             | Dx,Dy                   | ***0*   | e   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              |   | Logical shift Dy, Dx bits left/right   |
| LSR               | BWL             | #n,Dy                   | ***0*   | d   | -              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              |   | Logical shift Dy, #n bits L/R (#n: 1 to 8)   |
|                   | W               | d                       | ***0*   | -   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | -              |   | Logical shift d 1 bit left/right (.W only)   |
| MOVE <sup>4</sup> | BWL             | s,d                     | -**00   | e   | s <sup>4</sup> | e    | e     | e     | e      | e         | e     | e     | s      | s         | s         | s <sup>4</sup> | s → d   | Move data from source to destination   |
| MOVE              | W               | s,CCR                   | ====    | s   | -              | s    | s     | s     | s      | s         | s     | s     | s      | s         | s         | s              | s → CCR   | Move source to Condition Code Register   |
| MOVE              | W               | s,SR                    | ====    | s   | -              | s    | s     | s     | s      | s         | s     | s     | s      | s         | s         | s              | s → SR  | Move source to Status Register (Privileged)  |
| MOVE              | W               | SR,d                    | -----   | d   | -              | d    | d     | d     | d      | d         | d     | d     | -      | -         | -         | -              | SR → d  | Move Status Register to destination  |
| MOVE              | L               | USP,An<br>An,USP        | -----   | -   | d              | -    | -     | -     | -      | -         | -     | -     | -      | -         | -         | -              | USP → An<br>An → USP  | Move User Stack Pointer to An (Privileged)<br>Move An to User Stack Pointer (Privileged) |
|                   | BWL             | s,d                     | XNZVC   | Dn  | An             | (An) | (An)+ | -(An) | (i.An) | (i.An,Rn) | abs.W | abs.L | (i.PC) | (i.PC,Rn) | #n        |                |   |  |

| Opcode             | Size | Operand                | CCR    | Effective Address s=source, d=destination, e=either, i=displacement |    |      |       |       |        |           |       |       |        | Operation | Description |   |                 |  |   |
|--------------------|------|------------------------|--------|---|----|------|-------|-------|--------|-----------|-------|-------|--------|-----------|-------------|---|-----------------|--|---|
|                    | BWL  | s,d                    | XNZVC  | Dn  | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n          |   |                 |  |   |
| MOVEA <sup>4</sup> | WL   | s,An                   | -----  | s   | e  | s    | s     | s     | s      | s         | s     | s     | s      | s         | s           | s | s               | s → An   | Move source to An (MOVE s,An use MOVEA)   |
| MOVEM <sup>4</sup> | WL   | Rn-Rn,d<br>s,Rn-Rn     | -----  | -   | -  | d    | -     | d     | d      | d         | d     | d     | -      | -         | -           | - | -               | Registers → d<br>s → Registers   | Move specified registers to/from memory (.W source is sign-extended to .L for Rn) |
| MOVEP              | WL   | Dn,(i,An)<br>(i,An),Dn | -----  | s   | -  | -    | -     | -     | d      | -         | -     | -     | -      | -         | -           | - | -               | Dn → (i,An)...(i+2,An)...(i+4,A.<br>(i,An) → Dn...(i+2,An)...(i+4,A.   | Move Dn to/from alternate memory bytes (Access only even or odd addresses)        |
| MOVEQ <sup>4</sup> | L    | #n,Dn                  | ---*00 | d   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | s               | #n → Dn  | Move sign extended 8-bit #n to Dn   |
| MULS               | W    | s,Dn                   | ---*00 | e   | -  | s    | s     | s     | s      | s         | s     | s     | s      | s         | s           | s | s               | ±16bit s * ±16bit Dn → ±Dn   | Multiply signed 16-bit; result: signed 32-bit                                     |
| MULU               | W    | s,Dn                   | ---*00 | e   | -  | s    | s     | s     | s      | s         | s     | s     | s      | s         | s           | s | s               | 16bit s * 16bit Dn → Dn  | Multiply unsig'd 16-bit; result: unsig'd 32-bit                                   |
| NBCD               | B    | d                      | *U*U*  | d   | -  | d    | d     | d     | d      | d         | d     | d     | -      | -         | -           | - | -               | D - d <sub>10</sub> - X → d  | Negate BCD with eXtend, BCD result  |
| NEG                | BWL  | d                      | *****  | d   | -  | d    | d     | d     | d      | d         | d     | d     | -      | -         | -           | - | -               | 0 - d → d  | Negate destination (2's complement)   |
| NEGX               | BWL  | d                      | *****  | d   | -  | d    | d     | d     | d      | d         | d     | d     | -      | -         | -           | - | -               | 0 - d - X → d  | Negate destination with eXtend  |
| NOP                |      |                        | -----  | -   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | -               | None   | No operation occurs   |
| NOT                | BWL  | d                      | ---*00 | d   | -  | d    | d     | d     | d      | d         | d     | d     | -      | -         | -           | - | -               | NOT(d) → d   | Logical NOT destination (1's complement)  |
| OR <sup>4</sup>    | BWL  | s,Dn<br>Dn,d           | ---*00 | e   | -  | s    | s     | s     | s      | s         | s     | s     | s      | s         | s           | s | s <sup>4</sup>  | s OR Dn → Dn<br>Dn OR d → d  | Logical OR (ORI is used when source is #n)  |
| ORI <sup>4</sup>   | BWL  | #n,d                   | ---*00 | d   | -  | d    | d     | d     | d      | d         | d     | d     | -      | -         | -           | s | #n OR d → d     | Logical OR #n to destination   |   |
| ORI <sup>4</sup>   | B    | #n,CCR                 | =====  | -   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | s | #n OR CCR → CCR | Logical OR #n to CCR   |   |
| ORI <sup>4</sup>   | W    | #n,SR                  | =====  | -   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | s | #n OR SR → SR   | Logical OR #n to SR (Privileged)   |   |
| PEA                | L    | s                      | -----  | -   | -  | s    | -     | -     | s      | s         | s     | s     | s      | s         | s           | - | -               | ↑s → -(SP)   | Push effective address of s onto stack  |
| RESET              |      |                        | -----  | -   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | -               | Assert RESET Line  | Issue a hardware RESET (Privileged)   |
| ROL                | BWL  | Dx,Dy                  | ---*0* | e   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | -               |  | Rotate Dy, Dx bits left/right (without X)   |
| ROR                | W    | #n,Dy<br>d             |        | d   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | s               |  | Rotate Dy, #n bits left/right (#n: 1 to 8)  |
| RDXL               | BWL  | Dx,Dy                  | ***0*  | e   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | -               |  | Rotate Dy, Dx bits L/R, X used then updated                                       |
| RDXR               | W    | #n,Dy<br>d             |        | d   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | s |                 | Rotate Dy, #n bits left/right (#n: 1 to 8)   |   |
| RTE                |      |                        | =====  | -   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | -               | (SP)+ → SR; (SP)+ → PC   | Return from exception (Privileged)  |
| RTR                |      |                        | =====  | -   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | -               | (SP)+ → CCR, (SP)+ → PC  | Return from subroutine and restore CCR  |
| RTS                |      |                        | -----  | -   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | -               | (SP)+ → PC   | Return from subroutine  |
| SBCD               | B    | Dy,Dx<br>-(Ay),-(Ax)   | *U*U*  | e   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | -               | Dx <sub>10</sub> - Dy <sub>10</sub> - X → Dx <sub>10</sub><br>-(Ax) <sub>10</sub> - (Ay) <sub>10</sub> - X → -(Ax) <sub>10</sub> | Subtract BCD source and eXtend bit from destination, BCD result                   |
| Scc                | B    | d                      | -----  | d   | -  | d    | d     | d     | d      | d         | d     | d     | -      | -         | -           | - | -               | If cc is true then 1's → d<br>else 0's → d   | If cc true then d.B = 11111111<br>else d.B = 00000000                             |
| STOP               |      | #n                     | =====  | -   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | s | #n → SR; STOP   | Move #n to SR, stop processor (Privileged)   |   |
| SUB <sup>4</sup>   | BWL  | s,Dn<br>Dn,d           | *****  | e   | s  | s    | s     | s     | s      | s         | s     | s     | s      | s         | s           | s | s <sup>4</sup>  | Dn - s → Dn<br>d - Dn → d  | Subtract binary (SUBI or SUBQ used when source is #n. Prevent SUBQ with #n.L)     |
| SUBA <sup>4</sup>  | WL   | s,An                   | -----  | s   | e  | s    | s     | s     | s      | s         | s     | s     | s      | s         | s           | s | s               | An - s → An  | Subtract address (.W sign-extended to .L)   |
| SUBI <sup>4</sup>  | BWL  | #n,d                   | *****  | d   | -  | d    | d     | d     | d      | d         | d     | d     | -      | -         | -           | s | d - #n → d      | Subtract immediate from destination  |   |
| SUBQ <sup>4</sup>  | BWL  | #n,d                   | *****  | d   | d  | d    | d     | d     | d      | d         | d     | d     | -      | -         | -           | s | d - #n → d      | Subtract quick immediate (#n range: 1 to 8)  |   |
| SUBX               | BWL  | Dy,Dx<br>-(Ay),-(Ax)   | *****  | e   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | -               | Dx - Dy - X → Dx<br>-(Ax) - (Ay) - X → -(Ax)   | Subtract source and eXtend bit from destination                                   |
| SWAP               | W    | Dn                     | ---*00 | d   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | -               | bits[31:16] ↔ bits[15:0]   | Exchange the 16-bit halves of Dn  |
| TAS                | B    | d                      | ---*00 | d   | -  | d    | d     | d     | d      | d         | d     | d     | -      | -         | -           | - | -               | test d → CCR; 1 → bit7 of d  | N and Z set to reflect d, bit7 of d set to 1                                      |
| TRAP               |      | #n                     | -----  | -   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | s               | PC → -(SSP); SR → -(SSP);<br>(vector table entry) → PC   | Push PC and SR, PC set by vector table #n (#n range: 0 to 15)                     |
| TRAPV              |      |                        | -----  | -   | -  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | -               | If V then TRAP #7  | If overflow, execute an Overflow TRAP   |
| TST                | BWL  | d                      | ---*00 | d   | -  | d    | d     | d     | d      | d         | d     | d     | -      | -         | -           | - | -               | test d → CCR   | N and Z set to reflect destination  |
| UNLK               |      | An                     | -----  | -   | d  | -    | -     | -     | -      | -         | -     | -     | -      | -         | -           | - | -               | An → SP; (SP)+ → An  | Remove local workspace from stack   |
|                    | BWL  | s,d                    | XNZVC  | Dn  | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n          |   |                 |  |   |

| Condition Tests (+ OR, !NOT, ⊕ XOR; <sup>u</sup> Unsigned, <sup>a</sup> Alternate cc) |                |          |    |                  |                |
|---|----------------|----------|----|------------------|----------------|
| cc  | Condition      | Test     | cc | Condition        | Test           |
| T   | true           | 1        | VC | overflow clear   | !V             |
| F   | false          | 0        | VS | overflow set     | V              |
| HI <sup>u</sup>   | higher than    | !(C + Z) | PL | plus             | !N             |
| LS <sup>u</sup>   | lower or same  | C + Z    | MI | minus            | N              |
| HS <sup>u</sup> , CC <sup>a</sup>   | higher or same | !C       | GE | greater or equal | !(N ⊕ V)       |
| LO <sup>u</sup> , CS <sup>a</sup>   | lower than     | C        | LT | less than        | (N ⊕ V)        |
| NE  | not equal      | !Z       | GT | greater than     | ![(N ⊕ V) + Z] |
| EQ  | equal          | Z        | LE | less or equal    | (N ⊕ V) + Z    |

**An** Address register (16/32-bit, n=0-7)  
**Dn** Data register (8/16/32-bit, n=0-7)  
**Rn** any data or address register  
**s** Source, **d** Destination  
**e** Either source or destination  
**#n** Immediate data, **i** Displacement  
**BCD** Binary Coded Decimal  
**↑** Effective address  
**1** Long only; all others are byte only  
**2** Assembler calculates offset  
**3** Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes  
**4** Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

**SSP** Supervisor Stack Pointer (32-bit)  
**USP** User Stack Pointer (32-bit)  
**SP** Active Stack Pointer (same as A7)  
**PC** Program Counter (24-bit)  
**SR** Status Register (16-bit)  
**CCR** Condition Code Register (lower 8-bits of SR)  
**N** negative, **Z** zero, **V** overflow, **C** carry, **X** extend  
**\*** set according to operation's result, **≡** set directly  
**-** not affected, **0** cleared, **1** set, **U** undefined